jhrfc, on Apr 7 2010, 01:17 PM, said:
Cheers
Jon
Just another way of doing things
aschar1, on Apr 7 2010, 11:37 AM, said:
christosks, on Apr 8 2010, 10:06 AM, said:
Quote
Quote
aschar1, on Apr 9 2010, 08:19 PM, said:
x.di, on Apr 7 2010, 05:53 AM, said:
zoob, on Apr 13 2010, 06:46 PM, said:
[GUIDE] Gigabyte GA-EX58-UD3R 10.6.2 Snow Leopard (Empire EFI), *WORK IN PROGRESS* Collection of Guides and needed tools
http://www.insanelymac.com/forum/index.php?showtopic=200183
<?xml version="1.0" encoding="UTF-8"?> <!DOCTYPE plist PUBLIC "-//Apple Computer//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd"> <plist version="1.0"> <dict> <key>Kernel</key> <string>mach_kernel</string> <key>Kernel Flags</key> <string></string> <key>PciRoot</key> <string>1</string> <key>Timeout</key> <string>3</string> <key>GraphicsEnabler</key> <string>Yes</string> </dict> </plist>3. Delete /Library/Preferences/com.apple.keyboardtype.plist to redetect my keyboard
MasterLen, on Apr 14 2010, 03:27 PM, said:
Processor (\_PR.CPU0, 0x00, 0x00000410, 0x06)
{
Name (_CST, Package (0x07)
{
0x06,
Package (0x04)
{
ResourceTemplate ()
{
Register (FFixedHW,
0x01, // Bit Width
0x02, // Bit Offset
0x0000000000000000, // Address
0x01, // Access Size
)
},
One,
One,
0x03E8
},
Package (0x04)
{
ResourceTemplate ()
{
Register (FFixedHW,
0x01, // Bit Width
0x02, // Bit Offset
0x0000000000000010, // Address
0x01, // Access Size
)
},
0x02,
0x40,
0x01F4
},
Package (0x04)
{
ResourceTemplate ()
{
Register (FFixedHW,
0x01, // Bit Width
0x02, // Bit Offset
0x0000000000000020, // Address
0x01, // Access Size
)
},
0x03,
0x60,
0x015E
},
Package (0x04)
{
ResourceTemplate ()
{
Register (FFixedHW,
0x00, // Bit Width
0x00, // Bit Offset
0x0000000000000000, // Address
,)
},
One,
One,
0x03E8
},
Package (0x04)
{
ResourceTemplate ()
{
Register (SystemIO,
0x08, // Bit Width
0x00, // Bit Offset
0x0000000000000414, // Address
,)
},
0x02,
0x40,
0x01F4
},
Package (0x04)
{
ResourceTemplate ()
{
Register (SystemIO,
0x08, // Bit Width
0x00, // Bit Offset
0x0000000000000415, // Address
,)
},
0x03,
0x60,
0x015E
}
})
Name (_PCT, Package (0x02)
{
ResourceTemplate ()
{
Register (FFixedHW,
0x40, // Bit Width
0x00, // Bit Offset
0x0000000000000199, // Address
,)
},
ResourceTemplate ()
{
Register (FFixedHW,
0x10, // Bit Width
0x00, // Bit Offset
0x0000000000000198, // Address
,)
}
})
Name (_PSS, Package (0x0B)
{
Package (0x06)
{
0x0AEA,
0x0001FBD0,
0x0A,
0x0A,
0x16,
0x16
},
Package (0x06)
{
0x0AE9,
0x0001FBD0,
0x0A,
0x0A,
0x15,
0x15
},
Package (0x06)
{
0x0A64,
0x0001A9C8,
0x0A,
0x0A,
0x14,
0x14
},
Package (0x06)
{
0x09DF,
0x000186A0,
0x0A,
0x0A,
0x13,
0x13
},
Package (0x06)
{
0x095A,
0x00014438,
0x0A,
0x0A,
0x12,
0x12
},
Package (0x06)
{
0x08D5,
0x000128E0,
0x0A,
0x0A,
0x11,
0x11
},
Package (0x06)
{
0x0850,
0xF618,
0x0A,
0x0A,
0x10,
0x10
},
Package (0x06)
{
0x07CB,
0xDEA8,
0x0A,
0x0A,
0x0F,
0x0F
},
Package (0x06)
{
0x0746,
0xCB20,
0x0A,
0x0A,
0x0E,
0x0E
},
Package (0x06)
{
0x06C1,
0xA7F8,
0x0A,
0x0A,
0x0D,
0x0D
},
Package (0x06)
{
0x063C,
0x9C40,
0x0A,
0x0A,
0x0C,
0x0C
}
})
Method (_PPC, 0, NotSerialized)
{
Return (Zero)
}
}
Processor (\_PR.CPU1, 0x01, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU2, 0x02, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU3, 0x03, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU4, 0x04, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU5, 0x05, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU6, 0x06, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU7, 0x07, 0x00000410, 0x06)
{
Alias (\_PR.CPU0._CST, _CST)
Alias (\_PR.CPU0._PCT, _PCT)
Alias (\_PR.CPU0._PSS, _PSS)
Alias (\_PR.CPU0._PPC, _PPC)
}
Processor (\_PR.CPU8, 0x08, 0x00000410, 0x06) {}
Processor (\_PR.CPU9, 0x09, 0x00000410, 0x06) {}
Processor (\_PR.CPUA, 0x0A, 0x00000410, 0x06) {}
Processor (\_PR.CPUB, 0x0B, 0x00000410, 0x06) {}
Processor (\_PR.CPUC, 0x0C, 0x00000410, 0x06) {}
Processor (\_PR.CPUD, 0x0D, 0x00000410, 0x06) {}
Processor (\_PR.CPUE, 0x0E, 0x00000410, 0x06) {}
Processor (\_PR.CPUF, 0x0F, 0x00000410, 0x06) {}
}
0 members, 2 guests, 0 anonymous users