Jump to content
obus

Help installing Mojave on Xeon W-2175 and Asus WS C422 mobo

249 posts in this topic

Recommended Posts

6 hours ago, skyflying5 said:

i have the w-2150b

i still cannot get the xpcm work

please help me 

ths

Send me your EFI.

Share this post


Link to post
Share on other sites
Advertisement
4 hours ago, yapan4 said:

Hi, @skyflying5

What operating system do you use now?
Is there an open or locked MSR 0xE2 register on your motherboard?
Or better upload please your boot log file

here it is 

my board has no option in MSR 0xE2 register

bootlog.txt

Share this post


Link to post
Share on other sites
Posted (edited)
29 minutes ago, skyflying5 said:

here it is 

my board has no option in MSR 0xE2 register

bootlog.txt

Is your mobo a Gigabyte, ASUS or Supermicro?

Edited by obus

Share this post


Link to post
Share on other sites
Posted (edited)

Do not use multiple config.plist files inside you Clover folder. Use only one config.plist provided by obus.

And @skyflying5 , HFSPlus.efi or VBoxHfs.efi, but not both at the same time

Screen Shot 2019-05-20 at 20.12.44.png

Edited by yapan4

Share this post


Link to post
Share on other sites
Posted (edited)
3 hours ago, skyflying5 said:

hi

I have tried the two file nothing  different for me

Do you need xcpm_bootstrap © Pike R. Alpha patch to boot?

If that's the case you need a patch for unlocking the MSR 0xE2 register. 

I can't help you with this because that's way above my "noob" head but you might get some help from this thread: https://www.macos86.it/viewtopic.php?f=23&t=669&p=30954#p30954

Edited by obus

Share this post


Link to post
Share on other sites
8 hours ago, obus said:

ths for you guidance

i finally got two place has the “CFG LOCK”

1、One Of: SAPMCTL_CFG LOCK, VarStoreInfo (VarOffset/VarName): 0x84, VarStore: 0x5, QuestionId: 0x8AF, Size: 1, Min: 0x0, Max 0x1, Step: 0x0 {05 91 9B 19 A3 19 AF 08 05 00 84 00 10 10 00 01 00}
0x1FA37             One Of Option: Disable, Value (8 bit): 0x0 {09 07 A9 00 00 00 00}
0x1FA3E             One Of Option: Enable, Value (8 bit): 0x1 (default) {09 07 B0 0D 30 00 01}
0x1FA45         End One Of {29 02}

 

2、Form: View/Configure CPU Lock Options, FormId: 0x2737 {01 86 37 27 57 01}
0x2AEE0         One Of: CFG Lock, VarStoreInfo (VarOffset/VarName): 0x4BC, VarStore: 0x1, QuestionId: 0x14D, Size: 1, Min: 0x0, Max 0x1, Step: 0x0 {05 91 FA 02 FB 02 4D 01 01 00 BC 04 10 10 00 01 00}
0x2AEF1             One Of Option: Disabled, Value (8 bit): 0x0 {09 07 04 00 00 00 00}
0x2AEF8             One Of Option: Enabled, Value (8 bit): 0x1 (default) {09 07 03 00 30 00 01}
0x2AEFF         End One Of {29 02}

 

Q:

Do i need to disable the two place ?

 

i need both “xcpm_bootstrap © Pike R. Alpha” & “npci=0x2000” to boot up 

11 hours ago, yapan4 said:

Do not use multiple config.plist files inside you Clover folder. Use only one config.plist provided by obus.

And @skyflying5 , HFSPlus.efi or VBoxHfs.efi, but not both at the same time

Screen Shot 2019-05-20 at 20.12.44.png

thx i will try  later

Share this post


Link to post
Share on other sites
Posted (edited)
4 hours ago, skyflying5 said:

Q:

Do i need to disable the two place ?

Yes.

Have you tried to contact Supermicro for a patch? If not do that.

Delete VBoxHfs.efi from your driver map and keep HFSPlus.exi.

And last if you running 10.14.5 you need to change kernel patch to _xcpm_pkg_scope_msrs_PMhart_10.14.5_beta.

 

Edited by obus

Share this post


Link to post
Share on other sites
Posted (edited)

My Hack don't boot with OpenCore 0.0.3:worried_anim:

 

OpenCore 0.0.1 boot OK.

 

What is wrong?

 

update1: I will try to clear NVRAM...

 

update2: solved - Some differences in the config.plist for OC 0.0.1 vs config.plist for OC 0.0.3 caused the startup issue

Edited by yapan4

Share this post


Link to post
Share on other sites
Posted (edited)
1 hour ago, yapan4 said:

My Hack don't boot with OpenCore 0.0.3:worried_anim:

 

OpenCore 0.0.1 boot OK.

 

What is wrong?

 

update1: I will try to clear NVRAM...

Use this. Just put in MLB, Serial and UUID.

If you have a SSDT-PM enable it in config and put SSDT into ACPI -> custom. 

Don't change anything else.

EFI.zip

Edited by obus

Share this post


Link to post
Share on other sites
2 hours ago, obus said:

Use this. Just put in MLB, Serial and UUID.

If you have a SSDT-PM enable it in config and put SSDT into ACPI -> custom. 

Don't change anything else.

EFI.zip

:frantics:

Thank you @obus
This is a great developer gift for all C422 users. I hope these changes will be maintained and evolved in subsequent releases of OpenCore.

Screenshot 2019-06-09 at 22.05.16.png

Share this post


Link to post
Share on other sites
Posted (edited)

Note: Couple beta macOS 10.15 plus beta OpenCore is too complicated for me. So, so far, I will stay on Clover + Catalina beta...

...hmm, Clover also in progress, v4964 ok for Catalina

EFI.zip

Edited by yapan4

Share this post


Link to post
Share on other sites

@obus Did you figure out how to enable xcpm with OC? I haven't been able to do it so far, I might have to go back to Clover

Share this post


Link to post
Share on other sites
16 hours ago, v10x said:

@obus Did you figure out how to enable xcpm with OC? I haven't been able to do it so far, I might have to go back to Clover

Yup.

XCPM is working perfect on my rig with OC as-well as sleep and all other stuff.

I can't see your hardware in signature. Please add that to your profile and let me see.

 

Share this post


Link to post
Share on other sites

So the new MacPro (7.1?) will have Intel Xeon W processors from 8 t0 28 cores.

I think this means that we have to change SMBIO's to MacPro later this fall.:drool:

Edited by obus

Share this post


Link to post
Share on other sites
1 hour ago, obus said:

So the new MacPro (7.1?) will have Intel Xeon W processors from 8 t0 28 cores.

I think this means that we have to change SMBIO's to MacPro later this fall.:drool:

 

The chipset will be different, c621 instead of c422. I'm very curious to see if Xeon Golds work on the MacOS.

 

 

Share this post


Link to post
Share on other sites
16 hours ago, Balamut said:

The chipset will be different, c621 instead of c422.

Is there any official data from Intel yet?

 

Update: Oh, yes, all information is available:

Chipset https://ark.intel.com/content/www/us/en/ark/products/97338/intel-c621-chipset.html

CPU https://ark.intel.com/content/www/us/en/ark/products/193739/intel-xeon-w-3223-processor-16-5m-cache-3-50-ghz.html

       https://ark.intel.com/content/www/us/en/ark/products/codename/124664/cascade-lake.html

And ASUS MB for MacPro7,1 hackintosh https://www.asus.com/Motherboards/WS-C621E-SAGE/

:)

...but nothing about Cascade Lake for s2066. Is Socket 2066 discontinued?

Edited by yapan4

Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now

  • Recently Browsing   0 members

    No registered users viewing this page.

×