Jump to content

cpuinfo-1.0


M@dMac
 Share

23 posts in this topic

Recommended Posts

Hi,

 

Processor Information

Model: Intel Core 2 Duo E8400, 3.07 GHz

Package: 2 Cores

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 6 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

Nice app! I'll recommend you to build a GUI for it :rolleyes:

 

My output:

Processor Information
 Model: Intel Core 2 E7500, 2.93 GHz
 Package: 2 Cores

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 3 MB

Processor Features
 64bit      64-bit instructions
 simd       SIMD instructions
 [x86]      -- x86-specific features --
 cmov       Conditional Moves
 mmx        MMX Technology
 sse        SSE Technology
 sse2       SSE2 Technology
 sse3       SSE3 Technology (Prescott New Instructions)
 ssse3      SSSE3 Technology (Merom New Instructions)
 sse4.1     SSE4.1 Technology (Penryn New Instructions)
 lm         Long Mode (64-bit capable)
 lahf_lm    LAHF/SAHF Supported in 64-bit mode
 tm         Thermal Monitor
 tm2        Thermal Monitor 2
 eist       Enhanced Intel Speedstep Technology
 nx         No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

neat. thanks for the tool

Processor Information
 Model: Intel Xeon W3680, 3.37 GHz
 Package: 16 Cores, 2 Threads per Core

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 256 KB
 L3 unified cache, 12 MB

Processor Features
 64bit      64-bit instructions
 simd       SIMD instructions
 popcount   Population count instruction
 [x86]      -- x86-specific features --
 cmov       Conditional Moves
 mmx        MMX Technology
 sse        SSE Technology
 sse2       SSE2 Technology
 sse3       SSE3 Technology (Prescott New Instructions)
 ssse3      SSSE3 Technology (Merom New Instructions)
 sse4.1     SSE4.1 Technology (Penryn New Instructions)
 sse4.2     SSE4.2 Technology (Nehalem New Instructions)
 vmx        Intel Virtualisation Technology (VT)
 lm         Long Mode (64-bit capable)
 lahf_lm    LAHF/SAHF Supported in 64-bit mode
 popcnt     POPCNT (population count) instruction supported
 tm         Thermal Monitor
 tm2        Thermal Monitor 2
 eist       Enhanced Intel Speedstep Technology
 nx         No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

neat. thanks for the tool

Processor Information
 Model: Intel Xeon W3680, 3.37 GHz
 Package: 16 Cores, 2 Threads per Core

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 256 KB
 L3 unified cache, 12 MB

Processor Features
 64bit      64-bit instructions
 simd       SIMD instructions
 popcount   Population count instruction
 [x86]      -- x86-specific features --
 cmov       Conditional Moves
 mmx        MMX Technology
 sse        SSE Technology
 sse2       SSE2 Technology
 sse3       SSE3 Technology (Prescott New Instructions)
 ssse3      SSSE3 Technology (Merom New Instructions)
 sse4.1     SSE4.1 Technology (Penryn New Instructions)
 sse4.2     SSE4.2 Technology (Nehalem New Instructions)
 vmx        Intel Virtualisation Technology (VT)
 lm         Long Mode (64-bit capable)
 lahf_lm    LAHF/SAHF Supported in 64-bit mode
 popcnt     POPCNT (population count) instruction supported
 tm         Thermal Monitor
 tm2        Thermal Monitor 2
 eist       Enhanced Intel Speedstep Technology
 nx         No eXecute (AMD NX) / Execute Disable (Intel XD)

 

 

WOOWWW 16 cores dammmmm... hahaha

 

 

 

 

me...

 

 

Processor Information

Model: Intel Core i5 750, 2.73 GHz

Package: 8 Cores, 2 Threads per Core "not correct have 4 cores and 1 threads for core"

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 8 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

logout

Link to comment
Share on other sites

Processor Information

Model: Intel Core i7 920, 2.66 GHz

Package: 8 Cores, 2 Threads per Core

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 8 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

strange, should only be 12.

Hmm, i'll look into that

 

oh is truth.

 

Processor Number W3680

# of Cores 6

# of Threads 12

Clock Speed 3.33 GHz

Max Turbo Frequency 3.6 GHz

Intel® Smart Cache 12 MB

Bus/Core Ratio 25

Intel® QPI Speed 6.4 GT/s

Link to comment
Share on other sites

Thanks for helping me with this great tool!

Just take a look at My Phenom II X2 550 @ X4 3.6 Ghz 1.4v stable.

Kernel&app mode X86_64

v7wnpx.jpg

Seems to be some problems with kernel because I have some freeze sometimes and I can't use Safari because one of the cores stay at full load and that makes lag...

GPU: Quadro FX3700

To make QuickLook to work in 64bits mode I've used M@dMac patched Finder (without it QuickLook of movies .mp4 .mov extension is not possible).

Just thanks for all the hard work @ NawCom, AndyV, M@dMac and other members of osx86 community who makes Hackintosh possible :P

Link to comment
Share on other sites

Aryas-MacBook-Pro:~ arya$ /Users/arya/Downloads/cpuinfo-1.0/cpuinfo ; exit;

Processor Information

Model: Intel Core i5-2410M, 2.29 GHz

Package: 8 Cores, 2 Threads per Core

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 3 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

bsf_cc BSF instruction clobbers condition codes

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

logout

 

[Process completed]

 

Model: Intel Core i5-2410M, 2.29 GHz

Package: 8 Cores, 2 Threads per Core <-- wrong info

Link to comment
Share on other sites

Processor Information

Model: Intel Core i3 550, 3.21 GHz

Package: 8 Cores, 2 Threads per Core --> should be 2 Cores, 2 Threads per Core

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 4 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

and mine...correct ...i think :unsure:

 

Processor Information

Model: Intel Pentium 4, 3.01 GHz

Package: 1 Core, 2 Threads per Core

 

Processor Caches

Instruction trace cache, 12K uOps

L1 data cache, 8 KB

L2 unified cache, 512 KB

 

Processor Features

simd SIMD instructions

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

bsf_cc BSF instruction clobbers condition codes

tm Thermal Monitor

 

...upgraded cpu...found an old prescott 478 pin... shows up fine...

 

Processor Information

Model: Intel Pentium 4, 3.00 GHz

Package: 1 Core, 2 Threads per Core

 

Processor Caches

Instruction trace cache, 12K uOps

L1 data cache, 16 KB

L2 unified cache, 1 MB

 

Processor Features

simd SIMD instructions

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

bsf_cc BSF instruction clobbers condition codes

tm Thermal Monitor

Link to comment
Share on other sites

:unsure:

 

Processor Information

Model: Intel Core 2 Duo E7500, 4.16 GHz

Package: 2 Cores

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 3 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

Processor Information

Model: Intel Core 2 Duo T9300, 2.49 GHz

Package: 2 Cores

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 6 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

Processor Information

Model: AMD Athlon II X3 435 , 3.55 GHz

Package: 3 Cores

 

Processor Caches

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

mmx+ MMX+ Technology (AMD or Cyrix)

3dnow 3DNow! Technology

3dnow+ Enhanced 3DNow! Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

sse4a SSE4A Technology (AMD Barcelona Instructions)

msse Misaligned SSE mode

svm AMD-v Technology (Pacifica)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

abm Advanced Bit Manipulation instructions (LZCNT)

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

There's my x3.

Link to comment
Share on other sites

Processor Information

Model: Intel Core i5-2500K, 3.30 GHz

Package: 8 Cores, 2 Threads per Core

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 6 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

bsf_cc BSF instruction clobbers condition codes

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

Too few info. I want to see CPUID and multipiers.

Hope developers will make it better.

 

Hmmm....

  // check Brand ID
 uint32_t fms = eax & 0xfff;
 uint32_t brand_id = ebx & 0xff;
 if (brand_id) {
// AP485, Table 5-1
switch (brand_id) {
case 0x01: processor = "Celeron";											break;
case 0x02: processor = "Pentium III";										break;
case 0x03: processor = fms == 0x6b1 ? "Celeron" : "Pentium III Xeon";		break;
case 0x04: processor = "Pentium III";										break;
case 0x06: processor = "Mobile Pentium III";								break;
case 0x07: processor = "Mobile Celeron";									break;
case 0x08: processor = fms >= 0xf13 ? "Genuine" : "Pentium 4";				break;
case 0x09: processor = "Pentium 4";											break;
case 0x0a: processor = "Celeron";											break;
case 0x0b: processor = fms < 0xf13 ? "Xeon MP" : "Xeon";					break;
case 0x0c: processor = "Xeon MP";											break;
case 0x0e: processor = fms < 0xf13 ? "Xeon" : "Mobile Pentium 4";			break;
case 0x0f: processor = "Mobile Celeron";									break;
case 0x11: processor = "Mobile Genuine";									break;
case 0x12: processor = "Celeron M";											break;
case 0x13: processor = "Mobile Celeron";									break;
case 0x14: processor = "Celeron";											break;
case 0x15: processor = "Mobile Genuine";									break;
case 0x16: processor = "Pentium M";											break;
case 0x17: processor = "Mobile Celeron";									break;
}
 }

Link to comment
Share on other sites

Processor Information
 Model: Intel Core 2 Duo E8500, 3.17 GHz
 Package: 2 Cores

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 6 MB

Processor Features
 64bit	  64-bit instructions
 simd	   SIMD instructions
 [x86]	  -- x86-specific features --
 cmov	   Conditional Moves
 mmx		MMX Technology
 sse		SSE Technology
 sse2	   SSE2 Technology
 sse3	   SSE3 Technology (Prescott New Instructions)
 ssse3	  SSSE3 Technology (Merom New Instructions)
 sse4.1	 SSE4.1 Technology (Penryn New Instructions)
 vmx		Intel Virtualisation Technology (VT)
 lm		 Long Mode (64-bit capable)
 lahf_lm	LAHF/SAHF Supported in 64-bit mode
 tm		 Thermal Monitor
 tm2		Thermal Monitor 2
 eist	   Enhanced Intel Speedstep Technology
 nx		 No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

  • 3 weeks later...

My output as well:

Processor Information
 Model: Intel Core 2 Quad Q9550, 2.84 GHz
 Package: 4 Cores

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 6 MB

Processor Features
 64bit	  64-bit instructions
 simd	   SIMD instructions
 [x86]	  -- x86-specific features --
 cmov	   Conditional Moves
 mmx		MMX Technology
 sse		SSE Technology
 sse2	   SSE2 Technology
 sse3	   SSE3 Technology (Prescott New Instructions)
 ssse3	  SSSE3 Technology (Merom New Instructions)
 sse4.1	 SSE4.1 Technology (Penryn New Instructions)
 vmx		Intel Virtualisation Technology (VT)
 lm		 Long Mode (64-bit capable)
 lahf_lm	LAHF/SAHF Supported in 64-bit mode
 tm		 Thermal Monitor
 tm2		Thermal Monitor 2
 eist	   Enhanced Intel Speedstep Technology
 nx		 No eXecute (AMD NX) / Execute Disable (Intel XD)

Is this tool being developed or abandoned?

Link to comment
Share on other sites

Just for fun, this from my new MacBook Air, always nice to know what's inside....:

 

 

Processor Information

Model: Intel Core i5-2557M, 1.70 GHz

Package: 8 Cores, 2 Threads per Core

 

Processor Caches

L1 code cache, 32 KB

L1 data cache, 32 KB

L2 unified cache, 256 KB

L3 unified cache, 3 MB

 

Processor Features

64bit 64-bit instructions

simd SIMD instructions

popcount Population count instruction

[x86] -- x86-specific features --

cmov Conditional Moves

mmx MMX Technology

sse SSE Technology

sse2 SSE2 Technology

sse3 SSE3 Technology (Prescott New Instructions)

ssse3 SSSE3 Technology (Merom New Instructions)

sse4.1 SSE4.1 Technology (Penryn New Instructions)

sse4.2 SSE4.2 Technology (Nehalem New Instructions)

vmx Intel Virtualisation Technology (VT)

lm Long Mode (64-bit capable)

lahf_lm LAHF/SAHF Supported in 64-bit mode

popcnt POPCNT (population count) instruction supported

bsf_cc BSF instruction clobbers condition codes

tm Thermal Monitor

tm2 Thermal Monitor 2

eist Enhanced Intel Speedstep Technology

nx No eXecute (AMD NX) / Execute Disable (Intel XD)

logout

Link to comment
Share on other sites

Mine:

Processor Information
 Model: Intel Core i7 920, 3.60 GHz
 Package: 8 Cores, 2 Threads per Core

Processor Caches
 L1 code cache, 32 KB
 L1 data cache, 32 KB
 L2 unified cache, 256 KB
 L3 unified cache, 8 MB

Processor Features
 64bit	  64-bit instructions
 simd	   SIMD instructions
 popcount   Population count instruction
 [x86]	  -- x86-specific features --
 cmov	   Conditional Moves
 mmx		MMX Technology
 sse		SSE Technology
 sse2	   SSE2 Technology
 sse3	   SSE3 Technology (Prescott New Instructions)
 ssse3	  SSSE3 Technology (Merom New Instructions)
 sse4.1	 SSE4.1 Technology (Penryn New Instructions)
 sse4.2	 SSE4.2 Technology (Nehalem New Instructions)
 vmx		Intel Virtualisation Technology (VT)
 lm		 Long Mode (64-bit capable)
 lahf_lm	LAHF/SAHF Supported in 64-bit mode
 popcnt	 POPCNT (population count) instruction supported
 tm		 Thermal Monitor
 tm2		Thermal Monitor 2
 eist	   Enhanced Intel Speedstep Technology
 nx		 No eXecute (AMD NX) / Execute Disable (Intel XD)

Link to comment
Share on other sites

 Share

×
×
  • Create New...