Jump to content
InsanelyMac Forum

Balamut

Donators
  • Content count

    311
  • Joined

  • Last visited

About Balamut

  • Rank
    InsanelyMac Sage

Profile Information

  • Gender
    Male
  • Location
    Classified

Recent Profile Visitors

4,569 profile views
  1. Balamut

    NEWS FLASH: Apple switching away from Intel

    Compare that to the Intels 2020 CPUs or heck even AMD's, I think even Apple decides to go on the suicide mission with ARM to control everything it won't be another decade and extreme revolution in ARM chip architecture. Don't forget by that time Intel will be on the Gen10.
  2. Just an observation; the forum on tapatalk is extremely slow, sometimes it won't even refresh. Just my
  3. Anything new? Memory still locked to 128GB? Cores to 64?
  4. @MaLd0n Didn't work, sleeps like a baby wakes up and reboot. Also the the APFS.efi that you had in the Clover folder that you did for me had issues, black screen and freeze(not complaining, just an observation), found a another one for 10.13.4 lags a bit but works.
  5. Nope, just a Kernel XCPM patch in Clover and xcpm_assert_perf_max. using iMacPro1,1 on 10.13.3, will do a fresh install of .4 tonight. AppleIntelInfo.kext v2.3 Copyright © 2012-2017 Pike R. Alpha. All rights reserved. Settings: ------------------------------------------ logMSRs..................................: 1 logIGPU..................................: 0 logCStates...............................: 1 logIPGStyle..............................: 1 InitialTSC...............................: 0x573d07de351 (272 MHz) MWAIT C-States...........................: 8480 Processor Brandstring....................: Intel(R) Xeon(R) CPU E5-2696 v4 @ 2.20GHz Processor Signature..................... : 0x406F1 ------------------------------------------ - Family............................... : 6 - Stepping............................. : 1 - Model................................ : 0x4F (79) Model Specific Registers (MSRs) ------------------------------------------ MSR_CORE_THREAD_COUNT............(0x35) : 0x16 ------------------------------------------ - Core Count........................... : 16 - Thread Count......................... : 32 MSR_PLATFORM_INFO................(0xCE) : 0x20080C3BF2811600 ------------------------------------------ - Maximum Non-Turbo Ratio.............. : 0x16 (2200 MHz) - Ratio Limit for Turbo Mode........... : 1 (programmable) - TDP Limit for Turbo Mode............. : 1 (programmable) - Low Power Mode Support............... : 1 (LPM supported) - Number of ConfigTDP Levels........... : 1 (additional TDP level(s) available) - Maximum Efficiency Ratio............. : 12 - Minimum Operating Ratio.............. : 8 MSR_PMG_CST_CONFIG_CONTROL.......(0xE2) : 0x1E010005 ------------------------------------------ - I/O MWAIT Redirection Enable......... : 0 (not enabled) - CFG Lock............................. : 0 (MSR not locked) - C3 State Auto Demotion............... : 1 (enabled) - C1 State Auto Demotion............... : 1 (enabled) - C3 State Undemotion.................. : 1 (enabled) - C1 State Undemotion.................. : 1 (enabled) - Package C-State Auto Demotion........ : 0 (disabled/unsupported) - Package C-State Undemotion........... : 0 (disabled/unsupported) MSR_PMG_IO_CAPTURE_BASE..........(0xE4) : 0x10414 ------------------------------------------ - LVL_2 Base Address................... : 0x414 - C-state Range........................ : 1 (C-States not included, I/O MWAIT redirection not enabled) IA32_MPERF.......................(0xE7) : 0x4E89310649 IA32_APERF.......................(0xE8) : 0x5C9DC07B63 MSR_0x150........................(0x150) : 0x0 MSR_FLEX_RATIO...................(0x194) : 0x0 ------------------------------------------ MSR_IA32_PERF_STATUS.............(0x198) : 0x24D700002000 ------------------------------------------ - Current Performance State Value...... : 0x2000 (3200 MHz) MSR_IA32_PERF_CONTROL............(0x199) : 0xFF00 ------------------------------------------ - Target performance State Value....... : 0xFF00 (25500 MHz) - Intel Dynamic Acceleration........... : 0 (IDA engaged) IA32_CLOCK_MODULATION............(0x19A) : 0x0 IA32_THERM_INTERRUPT.............(0x19B) : 0x0 IA32_THERM_STATUS................(0x19C) : 0x88410000 ------------------------------------------ - Thermal Status....................... : 0 - Thermal Log.......................... : 0 - PROCHOT # or FORCEPR# event.......... : 0 - PROCHOT # or FORCEPR# log............ : 0 - Critical Temperature Status.......... : 0 - Critical Temperature log............. : 0 - Thermal Threshold #1 Status.......... : 0 - Thermal Threshold #1 log............. : 0 - Thermal Threshold #2 Status.......... : 0 - Thermal Threshold #2 log............. : 0 - Power Limitation Status.............. : 0 - Power Limitation log................. : 0 - Current Limit Status................. : 0 - Current Limit log.................... : 0 - Cross Domain Limit Status............ : 0 - Cross Domain Limit log............... : 0 - Digital Readout...................... : 65 - Resolution in Degrees Celsius........ : 1 - Reading Valid........................ : 1 (valid) MSR_THERM2_CTL...................(0x19D) : 0x0 IA32_MISC_ENABLES................(0x1A0) : 0x850089 ------------------------------------------ - Fast-Strings......................... : 1 (enabled) - FOPCODE compatibility mode Enable.... : 0 - Automatic Thermal Control Circuit.... : 1 (enabled) - Split-lock Disable................... : 0 - Performance Monitoring............... : 1 (available) - Bus Lock On Cache Line Splits Disable : 0 - Hardware prefetch Disable............ : 0 - Processor Event Based Sampling....... : 0 (PEBS supported) - GV1/2 legacy Enable.................. : 0 - Enhanced Intel SpeedStep Technology.. : 1 (enabled) - MONITOR FSM.......................... : 1 (MONITOR/MWAIT supported) - Adjacent sector prefetch Disable..... : 0 - CFG Lock............................. : 0 (MSR not locked) - xTPR Message Disable................. : 1 (disabled) MSR_TEMPERATURE_TARGET...........(0x1A2) : 0x550200 ------------------------------------------ - Turbo Attenuation Units.............. : 0 - Temperature Target................... : 85 - TCC Activation Offset................ : 0 MSR_MISC_PWR_MGMT................(0x1AA) : 0x402100 ------------------------------------------ - EIST Hardware Coordination........... : 0 (hardware coordination enabled) - Energy/Performance Bias support...... : 1 - Energy/Performance Bias.............. : 0 (disabled/MSR not visible to software) - Thermal Interrupt Coordination Enable : 1 (thermal interrupt routed to all cores) MSR_TURBO_RATIO_LIMIT............(0x1AD) : 0x1E1F202122232525 ------------------------------------------ - Maximum Ratio Limit for C01.......... : 25 (3700 MHz) - Maximum Ratio Limit for C02.......... : 25 (3700 MHz) - Maximum Ratio Limit for C03.......... : 23 (3500 MHz) - Maximum Ratio Limit for C04.......... : 22 (3400 MHz) - Maximum Ratio Limit for C05.......... : 21 (3300 MHz) - Maximum Ratio Limit for C06.......... : 20 (3200 MHz) - Maximum Ratio Limit for C07.......... : 1F (3100 MHz) - Maximum Ratio Limit for C08.......... : 1E (3000 MHz) MSR_TURBO_RATIO_LIMIT1...........(0x1AE) : 0x1C1C1C1C1C1C1C1D ------------------------------------------ - Maximum Ratio Limit for C09.......... : 1D (2900 MHz) - Maximum Ratio Limit for C10.......... : 1C (2800 MHz) - Maximum Ratio Limit for C11.......... : 1C (2800 MHz) - Maximum Ratio Limit for C12.......... : 1C (2800 MHz) - Maximum Ratio Limit for C13.......... : 1C (2800 MHz) - Maximum Ratio Limit for C14.......... : 1C (2800 MHz) - Maximum Ratio Limit for C15.......... : 1C (2800 MHz) - Maximum Ratio Limit for C16.......... : 1C (2800 MHz) IA32_ENERGY_PERF_BIAS............(0x1B0) : 0x1 ------------------------------------------ - Power Policy Preference...............: 1 (highest performance) MSR_POWER_CTL....................(0x1FC) : 0x2B04005B ------------------------------------------ - Bi-Directional Processor Hot..........: 1 (enabled) - C1E Enable............................: 1 (enabled) MSR_RAPL_POWER_UNIT..............(0x606) : 0xA0E03 ------------------------------------------ - Power Units.......................... : 3 (1/8 Watt) - Energy Status Units.................. : 14 (61 micro-Joules) - Time Units .......................... : 10 (976.6 micro-Seconds) MSR_PKG_POWER_LIMIT..............(0x610) : 0x785A0001584B0 ------------------------------------------ - Package Power Limit #1............... : 150 Watt - Enable Power Limit #1................ : 1 (enabled) - Package Clamping Limitation #1....... : 1 (allow going below OS-requested P/T state during Time Window for Power Limit #1) - Time Window for Power Limit #1....... : 10 (2560 milli-Seconds) - Package Power Limit #2............... : 180 Watt - Enable Power Limit #2................ : 1 (enabled) - Package Clamping Limitation #2....... : 1 (allow going below OS-requested P/T state setting Time Window for Power Limit #2) - Time Window for Power Limit #2....... : 3 (20 milli-Seconds) - Lock................................. : 0 (MSR not locked) MSR_PKG_ENERGY_STATUS............(0x611) : 0x15FB1033 ------------------------------------------ - Total Energy Consumed................ : 22508 Joules (Watt = Joules / seconds) MSR_PKGC3_IRTL...................(0x60a) : 0x0 MSR_PKGC6_IRTL...................(0x60b) : 0x0 MSR_PKG_C2_RESIDENCY.............(0x60d) : 0xDB18BD099E MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x1040D1E MSR_PKG_C2_RESIDENCY.............(0x60d) : 0xDB18BD099E MSR_PKG_C3_RESIDENCY.............(0x3f8) : 0x1040D1E MSR_PKG_C6_RESIDENCY.............(0x3f9) : 0x1387298820A IA32_TSC_DEADLINE................(0x6E0) : 0x573D3E756D5 CPU Ratio Info: ------------------------------------------ Base Clock Frequency (BLCK)............. : 100 MHz Maximum Efficiency Ratio/Frequency.......: 12 (1200 MHz) Maximum non-Turbo Ratio/Frequency........: 22 (2200 MHz) Maximum Turbo Ratio/Frequency............: 37 (3700 MHz) P-State ratio * 100 = Frequency in MHz ------------------------------------------ CPU P-States [ (12) 25 ] CPU C3-Cores [ 1 2 3 4 6 10 12 14 15 16 18 20 22 24 26 27 28 30 ] CPU C6-Cores [ 1 2 4 5 6 7 8 11 13 14 15 17 18 22 23 24 25 27 28 30 ] CPU P-States [ 12 25 27 (34) ] CPU C3-Cores [ 0 1 2 3 4 6 7 8 10 11 12 13 14 15 16 17 18 20 22 23 24 26 27 28 30 ] CPU C6-Cores [ 0 1 2 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 22 23 24 25 27 28 29 30 ] CPU P-States [ 12 25 27 32 34 (37) ] CPU C3-Cores [ 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 22 23 24 26 27 28 29 30 ] CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 24 25 26 27 28 29 30 31 ] CPU P-States [ (12) 25 27 30 32 34 37 ] CPU C3-Cores [ 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 28 29 30 ] CPU C3-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 28 29 30 31 ] CPU C6-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 ] CPU P-States [ (12) 25 26 27 30 32 34 37 ] CPU C3-Cores [ 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 ] CPU P-States [ 12 25 26 27 29 30 32 34 (35) 37 ] CPU P-States [ 12 25 26 27 29 30 32 (33) 34 35 37 ] CPU P-States [ (12) 25 26 27 28 29 30 32 33 34 35 37 ] CPU P-States [ 12 25 26 27 28 29 30 31 32 33 34 35 (37) ] CPU P-States [ 12 (21) 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 21 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 18 21 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 18 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ 12 (13) 18 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 13 14 18 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 13 14 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 13 14 16 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ 12 13 14 16 (17) 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ] CPU P-States [ (12) 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 ]
  6. @MaLd0n Thanks man you're the best, any suggestion on turning dsdt into SSDT or no point? Also anyone can suggest why the system restarts from sleep? Sleep worked like a charm on 10.12.
  7. [SLINK] GenericBdsLib /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c:432:1: error: conflicting types for 'BmRepairAllControllers' BmRepairAllControllers ( ^ /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/InternalBm.h:352:1: note: previous declaration is here BmRepairAllControllers ( ^ [CC] FilePaths /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c:580:32: error: use of undeclared identifier 'MAX_RECONNECT_REPAIR' if (ReconnectRepairCount < MAX_RECONNECT_REPAIR) { ^ /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c:581:31: error: too many arguments to function call, expected 0, have 1 BmRepairAllControllers (ReconnectRepairCount + 1); ~~~~~~~~~~~~~~~~~~~~~~ ^~~~~~~~~~~~~~~~~~~~~~~~ /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/InternalBm.h:351:1: note: 'BmRepairAllControllers' declared here VOID ^ /Users/balamut/src/edk2/MdePkg/Include/Base.h:337:19: note: expanded from macro 'VOID' #define VOID void ^ 3 errors generated. make: *** [/Users/balamut/src/edk2/Build/Clover/RELEASE_XCODE8/X64/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib/OUTPUT/BmDriverHealth.obj] Error 1 build.py... : error 7000: Failed to execute command make tbuild [/Users/balamut/src/edk2/Build/Clover/RELEASE_XCODE8/X64/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib] build.py... : error F002: Failed to build module /Users/balamut/src/edk2/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf [X64, XCODE8, RELEASE] - Failed - Build end time: 15:29:24, Mar.31 2018 Build total time: 00:00:14 o_Ops, ./ebuild.sh exited with error(s), aborting..
  8. @MaLd0n Here is the new one without SSDT's clean system. https://www.dropbox.com/s/ytt4ttxkvx6xw0g/Send me Balamut-NOSSDT-Mac-Pro.zip?dl=0
  9. @MaLd0n Was wondering when you have a chance can you take a look at the system? You and I have similar dual cpu setups. And is there a way instead of DSDT to do SSDT? makes debugging the problematic lines much easier. https://www.dropbox.com/s/raa046i4f37pm8x/Send me Balamut-Mac-Pro.zip?dl=0
  10. Apple need to get off the strong cheese. I've missed out on the Empire edition, was too late to buy it.
×