Jump to content

obus

Members
  • Content count

    137
  • Joined

  • Last visited

1 Follower

About obus

  • Rank
    InsanelyMac Geek

Profile Information

  • Gender
    Male
  • Location
    Sweden

Recent Profile Visitors

1,601 profile views
  1. Thank's to KGP's eminent guide I now have working hot swap or "external PCI hotplugging" with my thunderbolt GC-Alpine ridge PCI express card Sleep and wake working 100 % with my LG OLED 55 inch TV and/ or my external Buffalo hard disk connected via my two thunderbolt connections on my GC- Alpine Ridge card.. Streamed (and of course downloaded) Itunes DRM protected video plays smoothly on my RX Vega 64 (this hasn't worked for me since my first rig on a Gigabyte Z68 with a Sandy Bridge core i5). Nightshift and Native Display Brightness Control working. Thank's to @fabiosun I have a patched UEFI bios (0603) with unlocked MSR 0XE2 register. System 100% stable.
  2. Take the most expensive, it's always the best choice
  3. Hi @fabiosun and thank's for your patience with an old and stubborn man. I am 100 % sure that my MSR 0xE2 register is unlocked thank's to you. My system is 100% stable and I haven't had one kp with this configuration in the last two weeks. I'm now running without TSCAdjustReseat.kext and I can't se any issues in performance with or without that kext. What I however can se is that the amount of total energy consumed during the test-cycle are 10 times higher without the kext (three times Cinebench CPU and two times Luxmark open CL) as you can see in the output from my AppleIntelInfo.kext attached in my earlier post. I have tested running Cinebench five times in a row with or without TSC kext and have exactly the same performance (see attached files). Temperature is not a problem at all. Everything seems to be fine so I guess I have to wait and see if upcoming 10.13.5 maybe recognise Intel Xeon w series processor as native.
  4. Like my situation with the difference that my rig is rockstable without Kp
  5. Hi @fabiosun Could you please have a look at my attached files. Now booting without the TSCAdjustReset.kext . Sleep/wake and everything is working perfect without that kext so I can run my rig without it but I'm to much "noob" to understand if this is the best way for my CPU performance. Is there a way to check this? Then I would like to ask you another thing about my MSR 0xE2 register. According to KGP's site the output from voltageshift should be something similar with: RDMSR e2 returns value 0x7e000003 but when I run this test the output is: RDMSR e2 returns value 0x402? on the other hand my bootlog and AppleIntelInfo.kext output is showing quite clear that the bios is unlocked: MSR 0xE2 before patch 00000402 MSR 0xCE 00070A2C_F3811900 MSR 0x1B0 00000000 Everything shows that my MSR 0xE2 register is unlocked but still need FakeCpuid or/alt. an old XCPM bootstrap patch together with xcpm_program_msrs (c) Pike R. Alpha for booting. I can't understand that i9-7980xe processor with the same signature 0x50654 can boot perfect without this kernel patch and without FakeCpuid when at least on the paper a more native processor like the Xeon W fail. Is there anybody else out there how could help to solve this problem. I'm just a super noob trying to put this rig together and the only skill I have is my insistence and that is not enough for this project. With TSC kext.rtf without TSC kext.rtf
  6. Nice @yapan4 then we can join forces to make this as good as possible.
  7. My rig is not booting without the "XCPM bootstrap patch" and "xcpm_program_msrs (c) Pike R. Alpha" patch. Already tested that. Booting without the TSCAdjustReset.kex is working great and booth sleep and wake is working. The new bios 0603 has an updated microcode. That might be the reason for the fact that everything is working as it should without the kext.
  8. Hi @SammlerG I'm trying to fine tune my Xeon W-2175 and @fabiosunn have helped me to unlock my mainboard . I need to get rid of my two kernel patch if that's possible. I don't need any FakeCpuId after putting in this old hasswell XCPM bootstrap patch but my processor should be supported natively with native HWP (Intel SpeedShift Technology) CPU Power Management, exactly like the Skylake-X processor according to KGP:s excellent guide. Do you have any input? config.plist
  9. obus

    Vega Frontier Edition on High Sierra

    Used your patch on my Vega 64 Liquid with no problems and increased performance. The fan for the cooler is a little more noisy but that's not a big problem.
  10. obus

    Vega Frontier Edition on High Sierra

    Sorry again @okrasit maybe OT because I'm not running FE but I have a weird problem with my Vega 64 liquid. I need to put my rig into sleep before I run Cinebench!!!?? if not the open GL performance is really poor like 80 to 87 fps maximum. After one sleep cycle the open GL performance increase to 131 fps as best result. The same for Unigine_Valley-1.0-Advanced. In windows Cinebech is scoring like 145 fps so I think that 131 should be good for those now existing drivers in High Sierra. I'm running my rig on intel Xeon W 2175 if that could have any impact.
  11. I have a weird problem with my Vega 64 liquid. I need to put my rig into sleep before I run Cinebench!!!?? if not the open GL performance is really poor like 80 to 87 fps maximum. After one sleep cycle the open GL performance increase to 131 fps as best result. The same for Unigine_Valley-1.0-Advanced. In windows Cinebech is scoring like 145 fps. Could this has something to do with my CPU?
  12. Hej fabiosun (Hej is swedish for ciao) Is your recommendation to use FakeCpuID together with only pike's patch or the second option without FakeCpuID and the two kernel patches? Another question. Is the TSCAdjustReset.kext mandatory for the cpu to work natively? everything works fine without this kext ,even sleep and wake. There was a new microcode update in the last bios 0603 which you patched for me. Could it possible be that TSCAdjustReset.kext is obsolete after that upgrade and how to check that?
  13. @fabiosun It's funny because that slot isn't used. I have 4 x 16 gb in slot D1 , C1, A1 , and B1. Nothing in D2? It looks right in my last attached bootlog. I have tested a little and now I don't need FakeCpuId if I replace that with a kernel patch (XCPM bootstrap patch: Find: 89D804C4 3C227722 -> replace:89D804CD 3C227722) I still need "xcpm_program_msrs (c) Pike R. Alpha" to boot. Any thoughts about that? I've read something about this in KGP:s Skylake-thread where your name was involved.
×