Marius_rg Posted September 28, 2014 Share Posted September 28, 2014 Not sure what exactly happened, but I noticed recently that I no longer have the CPU power management working (I get only "XCPM: registered" and no more "IOPPF: XCPM mode") Instead, I get the bellow errors: ACPI_SMC_PlatformPlugin::start - waitForService(resourceMatching(AppleIntelCPUPowerManagement) timed out kernel[0]: WARNING: IOPlatformPluginUtil : getCPUIDInfo: this is an unknown CPU model 0x3c kernel[0]: -- power management may be incomplete or unsupported The only things that were modified in the past weeks were to update clover/update fakesmc and update bios. (using asus maximum formula Vi and i7-4790). What can be the cause, I'm not really sure what to check first.... Link to comment Share on other sites More sharing options...
Allan Posted September 28, 2014 Share Posted September 28, 2014 Try generate a SSDT with Piker's script. Link to comment Share on other sites More sharing options...
Marius_rg Posted September 28, 2014 Author Share Posted September 28, 2014 I generated one using -f 3600 -turbo 4000 -x 1, I have a bit of success, but...see the new messages: 28.09.2014 22:36:44,000 kernel[0]: IOPPF: XCPM mode 28.09.2014 22:36:44,000 kernel[0]: XCPM: P-state table mismatch (error:0x12) 28.09.2014 22:36:44,000 kernel[0]: X86PlatformShim::sendPStates - pmCPUControl (SETPSTATETABLE) returned 0x12 28.09.2014 22:36:44,000 kernel[0]: X86PlatformShim::start - Failed to send PStates Also, looking into the console I see that the CPU maximum Turbo Freq is not correct, it's 3800 and it was supposed to be 4000. The P states again are not good, since it's jumping from 8 to 21. Weird. Sep 28 22:36:42 localhost kernel[0]: AICPUPMI: CPU Low Frequency Mode.............: 800 MHz Sep 28 22:36:42 localhost kernel[0]: AICPUPMI: CPU Maximum non-Turbo Frequency....: 3600 MHz Sep 28 22:36:42 localhost kernel[0]: AICPUPMI: CPU Maximum Turbo Frequency........: 3800 MHz .... Sep 28 22:37:00 localhost kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 3 4 5 6 7 ] Sep 28 22:37:01 localhost kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 2 3 4 5 6 7 ] Sep 28 22:37:04 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 24 25 27 28 29 30 31 32 33 34 35 36 37 38 Link to comment Share on other sites More sharing options...
Allan Posted September 29, 2014 Share Posted September 29, 2014 Try this SSDT: SSDT.aml.zip Link to comment Share on other sites More sharing options...
Marius_rg Posted September 29, 2014 Author Share Posted September 29, 2014 But that SSDT it's for a i7-4770K, I'm not sure if it's ok to use since I have a different CPU (i7-4790). Link to comment Share on other sites More sharing options...
Allan Posted September 29, 2014 Share Posted September 29, 2014 Ops, sorry bro! Use this command: curl -o ssdtPRGen.sh https://raw.githubusercontent.com/Piker-Alpha/ssdtPRGen.sh/master/ssdtPRGen.sh chmod +x ssdtPRGen.sh ./ssdtPRGen.sh Link to comment Share on other sites More sharing options...
Marius_rg Posted September 29, 2014 Author Share Posted September 29, 2014 I have a SSDT created with the scrip, see bellow. The problem is that I do not see all the P states as it's supposed. I managed to get the correct Turbo speed by modifying the Bios, but....still not sure that I get the proper power management, looking at the AICPUPMI logs. === /* * Intel ACPI Component Architecture * AML Disassembler version 20131218-64 [Jan 8 2014] * Copyright © 2000 - 2013 Intel Corporation * * Disassembly of iASL39JDvJ.aml, Mon Sep 29 20:45:38 2014 * * Original Table Header: * Signature "SSDT" * Length 0x0000088D (2189) * Revision 0x01 * Checksum 0x06 * OEM ID "APPLE " * OEM Table ID "CpuPm" * OEM Revision 0x00013900 (80128) * Compiler ID "INTL" * Compiler Version 0x20140424 (538182692) */ DefinitionBlock ("iASL39JDvJ.aml", "SSDT", 1, "APPLE ", "CpuPm", 0x00013900) { External (_SB_.CPU0, DeviceObj) External (_SB_.CPU1, DeviceObj) External (_SB_.CPU2, DeviceObj) External (_SB_.CPU3, DeviceObj) External (_SB_.CPU4, DeviceObj) External (_SB_.CPU5, DeviceObj) External (_SB_.CPU6, DeviceObj) External (_SB_.CPU7, DeviceObj) Scope (\_SB.CPU0) { Method (_INI, 0, NotSerialized) // _INI: Initialize { Store ("ssdtPRGen version....: 13.9 / Mac OS X 10.10 (14A361p)", Debug) Store ("target processor.....: i7-4790", Debug) Store ("running processor....: Intel® Core i7-4790 CPU @ 3.60GHz", Debug) Store ("baseFrequency........: 800", Debug) Store ("frequency............: 3600", Debug) Store ("busFrequency.........: 100", Debug) Store ("logicalCPUs..........: 8", Debug) Store ("maximum TDP..........: 84", Debug) Store ("packageLength........: 33", Debug) Store ("turboStates..........: 4", Debug) Store ("maxTurboFrequency....: 4000", Debug) Store ("machdep.xcpm.mode....: 1", Debug) } Name (APLF, Zero) Name (APSN, 0x04) Name (APSS, Package (0x21) { Package (0x06) { 0x0FA0, 0x00014820, 0x0A, 0x0A, 0x2800, 0x2800 }, Package (0x06) { 0x0F3C, 0x00014820, 0x0A, 0x0A, 0x2700, 0x2700 }, Package (0x06) { 0x0ED8, 0x00014820, 0x0A, 0x0A, 0x2600, 0x2600 }, Package (0x06) { 0x0E74, 0x00014820, 0x0A, 0x0A, 0x2500, 0x2500 }, Package (0x06) { 0x0E10, 0x00014820, 0x0A, 0x0A, 0x2400, 0x2400 }, Package (0x06) { 0x0DAC, 0x00013B65, 0x0A, 0x0A, 0x2300, 0x2300 }, Package (0x06) { 0x0D48, 0x00012EE4, 0x0A, 0x0A, 0x2200, 0x2200 }, Package (0x06) { 0x0CE4, 0x0001229D, 0x0A, 0x0A, 0x2100, 0x2100 }, Package (0x06) { 0x0C80, 0x0001168F, 0x0A, 0x0A, 0x2000, 0x2000 }, Package (0x06) { 0x0C1C, 0x00010AB9, 0x0A, 0x0A, 0x1F00, 0x1F00 }, Package (0x06) { 0x0BB8, 0xFF1C, 0x0A, 0x0A, 0x1E00, 0x1E00 }, Package (0x06) { 0x0B54, 0xF3B6, 0x0A, 0x0A, 0x1D00, 0x1D00 }, Package (0x06) { 0x0AF0, 0xE888, 0x0A, 0x0A, 0x1C00, 0x1C00 }, Package (0x06) { 0x0A8C, 0xDD91, 0x0A, 0x0A, 0x1B00, 0x1B00 }, Package (0x06) { 0x0A28, 0xD2D0, 0x0A, 0x0A, 0x1A00, 0x1A00 }, Package (0x06) { 0x09C4, 0xC845, 0x0A, 0x0A, 0x1900, 0x1900 }, Package (0x06) { 0x0960, 0xBDEF, 0x0A, 0x0A, 0x1800, 0x1800 }, Package (0x06) { 0x08FC, 0xB3CF, 0x0A, 0x0A, 0x1700, 0x1700 }, Package (0x06) { 0x0898, 0xA9E3, 0x0A, 0x0A, 0x1600, 0x1600 }, Package (0x06) { 0x0834, 0xA02B, 0x0A, 0x0A, 0x1500, 0x1500 }, Package (0x06) { 0x07D0, 0x96A7, 0x0A, 0x0A, 0x1400, 0x1400 }, Package (0x06) { 0x076C, 0x8D56, 0x0A, 0x0A, 0x1300, 0x1300 }, Package (0x06) { 0x0708, 0x8438, 0x0A, 0x0A, 0x1200, 0x1200 }, Package (0x06) { 0x06A4, 0x7B4C, 0x0A, 0x0A, 0x1100, 0x1100 }, Package (0x06) { 0x0640, 0x7292, 0x0A, 0x0A, 0x1000, 0x1000 }, Package (0x06) { 0x05DC, 0x6A09, 0x0A, 0x0A, 0x0F00, 0x0F00 }, Package (0x06) { 0x0578, 0x61B2, 0x0A, 0x0A, 0x0E00, 0x0E00 }, Package (0x06) { 0x0514, 0x598B, 0x0A, 0x0A, 0x0D00, 0x0D00 }, Package (0x06) { 0x04B0, 0x5194, 0x0A, 0x0A, 0x0C00, 0x0C00 }, Package (0x06) { 0x044C, 0x49CC, 0x0A, 0x0A, 0x0B00, 0x0B00 }, Package (0x06) { 0x03E8, 0x4234, 0x0A, 0x0A, 0x0A00, 0x0A00 }, Package (0x06) { 0x0384, 0x3ACA, 0x0A, 0x0A, 0x0900, 0x0900 }, Package (0x06) { 0x0320, 0x338F, 0x0A, 0x0A, 0x0800, 0x0800 } }) Method (ACST, 0, NotSerialized) { Store ("Method CPU0.ACST Called", Debug) Store ("CPU0 C-States : 29", Debug) Return (Package (0x06) { One, 0x04, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000000, // Address 0x01, // Access Size ) }, One, Zero, 0x03E8 }, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000010, // Address 0x03, // Access Size ) }, 0x03, 0xCD, 0x01F4 }, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000020, // Address 0x03, // Access Size ) }, 0x06, 0xF5, 0x015E }, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000030, // Address 0x03, // Access Size ) }, 0x07, 0xF5, 0xC8 } }) } Method (_DSM, 4, NotSerialized) // _DSM: Device-Specific Method { Store ("Method CPU0._DSM Called", Debug) If (LEqual (Arg2, Zero)) { Return (Buffer (One) { 0x03 }) } Return (Package (0x02) { "plugin-type", One }) } } Scope (\_SB.CPU1) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU1.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Store ("Method CPU1.ACST Called", Debug) Store ("CPU1 C-States : 7", Debug) Return (Package (0x05) { One, 0x03, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000000, // Address 0x01, // Access Size ) }, One, 0x03E8, 0x03E8 }, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000010, // Address 0x03, // Access Size ) }, 0x02, 0x94, 0x01F4 }, Package (0x04) { ResourceTemplate () { Register (FFixedHW, 0x01, // Bit Width 0x02, // Bit Offset 0x0000000000000030, // Address 0x03, // Access Size ) }, 0x03, 0xC6, 0xC8 } }) } } Scope (\_SB.CPU2) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU2.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } Scope (\_SB.CPU3) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU3.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } Scope (\_SB.CPU4) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU4.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } Scope (\_SB.CPU5) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU5.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } Scope (\_SB.CPU6) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU6.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } Scope (\_SB.CPU7) { Method (APSS, 0, NotSerialized) { Store ("Method _SB.CPU7.APSS Called", Debug) Return (\_SB.CPU0.APSS) } Method (ACST, 0, NotSerialized) { Return (\_SB.CPU1.ACST ()) } } } ===== Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: v3.3 Copyright © 2012-2014 Pike R. Alpha. All rights reserved Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: logMSRs............................: 1 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: logIGPU............................: 0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: logCStates.........................: 1 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: logIPGStyle........................: 1 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MWAIT C-States.....................: 270624 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_CORE_THREAD_COUNT......(0x35) : 0x40008 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PLATFORM_INFO..........(0xCE) : 0x80838F3012400 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PMG_CST_CONFIG_CONTROL.(0xE2) : 0x1E000005 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PMG_IO_CAPTURE_BASE....(0xE4) : 0x21814 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_MPERF.................(0xE7) : 0x11FE838B90 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_APERF.................(0xE8) : 0x12441AE883 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_FLEX_RATIO.............(0x194) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_IA32_PERF_STATUS.......(0x198) : 0x22F700002600 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_IA32_PERF_CONTROL......(0x199) : 0x2800 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_CLOCK_MODULATION......(0x19A) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_THERM_STATUS..........(0x19C) : 0x883C0800 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_MISC_ENABLES..........(0x1A0) : 0x850089 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_MISC_PWR_MGMT..........(0x1AA) : 0x400001 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_TURBO_RATIO_LIMIT......(0x1AD) : 0x26272828 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: IA32_ENERGY_PERF_BIAS......(0x1B0) : 0x5 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_POWER_CTL..............(0x1FC) : 0x4005F Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_RAPL_POWER_UNIT........(0x606) : 0xA0E03 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_POWER_LIMIT........(0x610) : 0x42FFFF001AFFFF Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_ENERGY_STATUS......(0x611) : 0xA8D4B8 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKGC3_IRTL.............(0x60a) : 0x8842 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKGC6_IRTL.............(0x60b) : 0x8873 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKGC7_IRTL.............(0x60c) : 0x8891 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PP0_CURRENT_CONFIG.....(0x601) : 0x10141400001FFF Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PP0_POWER_LIMIT........(0x638) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PP0_ENERGY_STATUS......(0x639) : 0x70F5C1 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PP0_POLICY.............(0x63a) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_CONFIG_TDP_NOMINAL.....(0x648) : 0x24 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_CONFIG_TDP_LEVEL1......(0x649) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_CONFIG_TDP_LEVEL2......(0x64a) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_CONFIG_TDP_CONTROL.....(0x64b) : 0x80000000 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_TURBO_ACTIVATION_RATIO.(0x64c) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_C2_RESIDENCY.......(0x60d) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_C3_RESIDENCY.......(0x3f8) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_C6_RESIDENCY.......(0x3f9) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: MSR_PKG_C7_RESIDENCY.......(0x3fa) : 0x0 Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU Low Frequency Mode.............: 800 MHz Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU Maximum non-Turbo Frequency....: 3600 MHz Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU Maximum Turbo Frequency........: 4000 MHz Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 36 38 ] Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU C3-Cores [ 1 4 5 6 7 ] Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU C7-Cores [ 1 2 3 4 5 ] Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 35 36 38 ] Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU C3-Cores [ 0 1 3 4 5 6 7 ] Sep 29 17:29:13 localhost kernel[0]: AICPUPMI: CPU C7-Cores [ 0 1 2 3 4 5 ] Sep 29 17:29:14 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 35 36 38 (39) ] Sep 29 17:29:14 localhost kernel[0]: AICPUPMI: CPU C7-Cores [ 0 1 2 3 4 5 6 7 ] Sep 29 17:29:14 localhost kernel[0]: AICPUPMI: CPU C3-Cores [ 0 1 2 3 4 5 6 7 ] Sep 29 17:29:15 localhost kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 ] Sep 29 17:29:16 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 29 35 36 38 39 ] Sep 29 17:29:17 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 29 31 35 36 38 (39) ] Sep 29 17:29:18 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 29 31 35 36 38 39 ] Sep 29 17:29:19 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 29 31 32 35 36 38 39 ] Sep 29 17:29:19 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 21 29 31 32 35 36 38 39 (40) ] Sep 29 17:29:22 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 29 31 32 33 35 36 38 39 40 ] Sep 29 17:29:23 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 21 29 31 32 33 34 35 36 38 39 (40) ] Sep 29 17:29:24 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 29 30 31 32 33 34 35 36 38 39 40 ] Sep 29 17:29:24 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 22 29 30 31 32 33 34 35 36 38 39 40 ] Sep 29 17:29:25 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 21 22 29 30 31 32 33 34 35 36 37 38 39 (40) ] Sep 29 17:29:32 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 22 25 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:29:33 localhost kernel[0]: AICPUPMI: CPU P-States [ 8 21 22 25 27 29 30 31 32 33 34 35 36 37 38 39 (40) ] Sep 29 17:29:38 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 21 22 23 25 27 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:29:38 localhost kernel[0]: AICPUPMI: CPU P-States [ (8) 20 21 22 23 25 27 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:29:46 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ (8) 20 21 22 23 25 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:29:54 Mariuss-iMac kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 6 7 ] Sep 29 17:29:59 Mariuss-iMac kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 3 6 7 ] Sep 29 17:30:00 Mariuss-iMac kernel[0]: AICPUPMI: CPU C6-Cores [ 0 1 2 3 4 5 6 7 ] Sep 29 17:30:34 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ (8) 20 21 22 23 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:30:57 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ 8 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 (36) 37 38 39 40 ] Sep 29 17:40:05 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ 8 10 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 (36) 37 38 39 40 ] Sep 29 17:51:37 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ 8 10 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 (36) 37 38 39 40 ] Sep 29 17:54:56 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ 8 10 15 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 (36) 37 38 39 40 ] Sep 29 17:55:45 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ (8) 10 15 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ] Sep 29 17:56:45 Mariuss-iMac kernel[0]: AICPUPMI: CPU P-States [ (8) 10 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 ] Link to comment Share on other sites More sharing options...
Allan Posted September 29, 2014 Share Posted September 29, 2014 According to this information, you have all the states. (8) 10 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Link to comment Share on other sites More sharing options...
Marius_rg Posted September 29, 2014 Author Share Posted September 29, 2014 Hmm, not sure how that varies...because sometimes I see less... (from 8, 20) and sometimes more (18 and bellow). Weird Also, looking at the Intel Power Gadget...the frequency never goes bellow 1.4ghz at idle. Link to comment Share on other sites More sharing options...
Allan Posted September 29, 2014 Share Posted September 29, 2014 The maximum state only will be used when the system need. Link to comment Share on other sites More sharing options...
Recommended Posts